|
Press Room
April 5, 2009 April 2, 2009 April 1, 2009 Mar 24, 2009 Mar 09, 2009 Feb 24, 2009 Feb 12, 2009 Feb 03, 2009 Dec 12, 2008 Dec 8, 2008 Dec 01, 2008 Nov 17, 2008 Nov 16, 2008 Nov 11, 2008 Oct 27, 2008 Oct 27, 2008 Oct 16, 2008 Sep , 2008 July 31, 2008 July 29, 2008 July 02, 2008 June 25, 2008 June 25, 2008 June16, 2008 June16, 2008 June16, 2008 April 30, 2008 June 1, 2008 June 1, 2008 April 29, 2008 April 29, 2008 April 17, 2008 March 6, 2008 January 14, 2008 January 7, 2008 January 4, 2008 December 11, 2007 November 24, 2007 September 13, 2007 August 20, 2007 July 28, 2007 July 22, 2007 June 11, 2007 June 3, 2007 May 17, 2007 May, 2007 April 10, 2007 April 2, 2007 March 31, 2007 March 26, 2007 February 8, 2007 February 21, 2007 January, 2007 January 23, 2007 January 31, 2007 December, 2006 February 5, 2006 November 5, 2006 |
February 8, 2007
Mplicity Standardizes on Synopsys Formality Solution for Verification of Multi-Core Design Flow Formality Provides Comprehensive Solution for Retimed Design Verification MOUNTAIN VIEW, Calif.-February 8, 2007-Synopsys, Inc. (Nasdaq: SNPS), a world leader in semiconductor design software, today announced that Mplicity, a leader in multi-core design implementation, has standardized on the Synopsys Formality® equivalence checking solution and its retiming verification methodology for customers of Mplicity's CoreUpGrade offering. The Formality solution extends the reach of equivalence checking technology to provide a comprehensive verification offering that addresses complex design optimizations. "Mplicity's "CoreUpGrade" product seamlessly transforms a given single-processor core into an enriched multi-core, boosting silicon performance while reducing chip size and power consumption," said Eran Dagan, chief technology officer at Mplicity. "Register retiming is a significant part of the CoreUpGrade process and Synopsys' Formality verification technology excelled in its ability to verify this and other optimizations for our customers." The Synopsys retiming verification methodology uses enhanced solver technologies to account for combinational changes that may have occurred during implementation. This methodology extends the reach of verification into spaces previously thought unverifiable by equivalence checking technology. Synopsys collaborated with Mplicity to ensure that the multi-core verification flow records the retiming and other data so that designers can verify all aspects of their multi-core design implementation flow. "There has long been a gap between the level of design optimization achieved during implementation and what equivalence checking technology could readily verify," said Antun Domic, senior vice president and general manager, Synopsys Implementation Group. "The Formality-guided methodology safely closes this gap, allowing for significant improvements in design quality without sacrificing verifiability."
About Synopsys
|
